INTRODUCTION
Nowadays, wavelet de-noising algorithm is wildly used in many fields. At the same time, wavelet threshold de-noising algorithm has been widely adopted as a successful method, which has several merits such as simple calculation, well-efficient and more suitable for low SNR. There is a lot of literatures about wavelet threshold de-noising and excellent reviews can be found in [1] - [3] .
In our project, the huge amount of vehicle sensor data is vulnerable to radio frequency radiation interference or other factors. Therefore the noise-containing signals should be filtered to gain the real signals. Since the software-only can't meet a high real time capability, more and more experts consider the hardware circuit to implement. The FPGA is a very useful device for realize a specific digital electronic circuit in diverse industrial fields [4] . From G. Knowles firstly put forward the method of VLSI architecture to now, There are several successful implementation of ASIC such as in [5] - [8] . Most of these projects demonstrated above are successful in some conditions, but it is pertinence for some products but lacking of application. There are two major problems under discussion. The first question is how to choose an appropriate threshold according to the signal intensity for the over-reservations or over-kill phenomenon [9] . Besides that, how to establish a relational module in the internal dimension and between Chang'an University, 2009AA11Z203, Lan Yang For the purpose of solving these problems, in this paper, we have proposed an improved de-noising algorithm and implement it on FPGA. We would like to emphasize features of the research as follows.
1) Summarize the wavelet transform and its hardware implementation.
2) Discuss the merits and defects of the ordinary de-noising threshold function and establish a novel mathematical model. 
II. Wavelet Transform and Threshold De-noising Algorithm
In engineering, a one-dimensional model of signal with additive noises can be shown in as follows [11] :
Where, ( ) f t denotes noise-containing signal, ( ) s f t denotes the real signal, and ( ) n f t is white Gaussian noise with a normal distribution [12] . By f(t) function for discrete sampling are n points discrete signal f(n), when n = 0, 1, 2…, N-1. The wavelet transform can be shown in as follows:
Where, W(j,k) is wavelet transform coefficients. In practical application, the calculation formula (2) is very cumbersome and wavelet base function ϕ(t) generally no explicit expression. Thus, recursive wavelet transform method is shown in as follows: ( )
Where, h % and g % are the reconstruction low pass filter and high pass filter.
In this paper, Obviously, the selection of threshold directly influences the effectiveness of the de-noising algorithm.
For any threshold, two kinds of threshold function can be used: hard and soft threshold functions. Their mathematical expressions are as follows [13] : 
III. Improved threshold Algorithm
In order to make up for the defect in these methods above-mentioned, we hold up an improved threshold function. It is shown in formula (9). ), ( , ) 1.5 ( , ) 1.5 exp( 1.5 ) Where, the x-coordinate represent signal data and the y-coordinate represent sample points. By contrast with the software method in MatLab, it shows the improved algorithm and its hardware implementation achieve a better de-noising effect. However, the question is that coefficient form MatLab is generally real number and the hardware memory can only store integer. Consequently, the data should be taken the integer value for left shifting with n bits to be stored.
In this algorithm, the filtering result is almost same as the desired signal with rapid convergence. It greatly reduces steady-state error and improves the convergence precision. This algorithm can well remove the signal noise and the output signal can converge to the input signal well.
IV. FPGA HARDWARE IMPLEMENTATION

A. Modularize Designing
The purpose of the work is to design an IP core which can handle the combinational of sequential logic functions to carry out our improved algorithm. It is based on Verilog HDL behavior description, all of the system components have been described with structural architecture. Its functional diagram is show in Fig. 7 The filter structure is shown in Fig. 8 . Where, the implementation of the filter adopted the double multiplier module which transferred the data to high-pass filter and low-pass filter to calculate [13] . As the results, it improved parallel efficiency and shorten the running time one time. 2) In reconstruction stage, it performs up-sampling the recombined approximation and detail coefficient. 
B. Simulation and Verification
The implementation of the improved de-noising algorithm is performed on Xilinx XC5VLX110T-FF1136 FPGA (speed grade-3) with 550MHz of main block RAM. The XC5VLX110T consists of 160*54 arrays of Configurable Logic Blocks (CLB) [14] .
We write the configuration parameters, which include frame data length, filter coefficients, wavelet transform layers and the threshold value. The data frame length is 128. Length is 7. Wavelet transform layer is 2. The first layer decomposition of wavelet coefficients processing threshold is 4500, and the second layer threshold is 4600.
We chose of "db4" wavelet function.
Experiment signals with 1024 byte a frame are input as the sensor data. We set the order of the filter as 8. We 
VI. CONCLUSION AND FUTURE WORK
In this paper, we have proposed an improved de-noising algorithm for simulation and implementation.
The new threshold function is based on the hard threshold and software threshold function. We have experimented with both synthetic data and real sensor data. The simulation results designed on ISE achieve obvious effect. Implementation using the FPGA is shown that our sensor signal can filter the noising signal caused by the electromagnetic radiation, and meet the real-time demands, which at the same time demonstrate the better effectiveness. Therefore, it was relatively predominant to the software-only implementation.
However, there still some problems should be focused on. For our future work, we will mainly focus on two aspects:
1) Increase the bit number of operators to increase the operation exactitude.
2) Set more appropriate pipeline to gain operation speed.
